An ultra low-power off-line APDM-based switchmode power supply with very high conversion efficiency by Nielsen, Nils
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
General rights 
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners 
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. 
 
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research. 
• You may not further distribute the material or use it for any profit-making activity or commercial gain 
• You may freely distribute the URL identifying the publication in the public portal  
 
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately 
and investigate your claim. 
   
 
Downloaded from orbit.dtu.dk on: Dec 17, 2017
An ultra low-power off-line APDM-based switchmode power supply with very high
conversion efficiency
Nielsen, Nils
Published in:
Proceedings on IEEE Applied Power Electronics Conference and Exposition
Link to article, DOI:
10.1109/APEC.2001.911631
Publication date:
2001
Document Version
Publisher's PDF, also known as Version of record
Link back to DTU Orbit
Citation (APA):
Nielsen, N. (2001). An ultra low-power off-line APDM-based switchmode power supply with very high conversion
efficiency. In Proceedings on IEEE Applied Power Electronics Conference and Exposition (Vol. 1, pp. 81-87).
DOI: 10.1109/APEC.2001.911631
An ultra low-power off-line APDM-based switchmode 
power supply with very high conversion efficiency 
Nils Nielsen 
Department for Applied Electronics, IAE 
Technical University of Denmark, DTU 
Buildning 451, DK-2800 Lyngby, Denmark 
AB s T RA c T 
This article describes the results from the research 
work on design of a ultra low power off-line power 
supply with very high conversion efficiency. The input 
voltage is 23OV~c nominal and output voltage is 5Voc. 
With ultra low power levels is meant, a output power 
level in the area ranging from 50mW and up to 
1000mW. The small power supply is intended for use 
as a standby power supply in mains operated equip- 
ment, which requires a small amount of power in 
standby mode. 
INTRODUCTION 
This article describes the final design and results 
from a Ph.D. project [ I ]  at the Technical University of 
Denmark, DTU [2]. 
The motive for this work, with small and highly loss 
optimized power supply has its origin in a cooperative 
project between The Technical University of 
Denmark, the Danish Energy Agency [3] and three 
Danish electronics equipment manufacturers [4]. The 
purpose of this project was to investigate the leaking 
electricity issue and how to lower leaking electricity in 
common electrical equipment by using a separate 
high efficiency switch mode converter. 
IR-sensor Keyboard 
Figure 1 Intended use of the standby module 
This article covers only the standby power supply 
shown as the SPS-block in Figure 1. Leaking 
electricity losses is also called standby power losses. 
At the start of the standby power project the 
specifications for the small ultra low power standby 
power supply was defined as: 
Target specification for the new low loss SPS-unit: 
0 Input voltage: 
or 
23ovAC (1 95-265V~c) 
1 15vAC and 23ovAC  VAC - 265v~c) 
0 Output voltage: 
uout 5vDC 
0 Output Power: 
Min. load 50mW 
Max. load 1 OOOmW 
0 Efficiency: 
At least 65% @50mW 
At least 80% @1000mW 
0 Galvanic insulation due to: Norm 
0 Operating temperature: O-7O0C 
0 Volume less than or equal to: 10cm3 
0 Robust: 
(Electrical design, Manufacture, Technology) 
The overall design should furthermore be carried out 
in a way so it both facilitates an easy construction by 
common of-the-shelf components and a later IC- 
design of the control circuit. 
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DISCUSSION 
One of the major problems in the design of power 
supplies for ultra low power is to keep the idle losses 
(constant losses) low in the power converters own 
internal circuit. Secondly the losses which is a 
function of the load current (variable losses) should 
depend in a reasonable way. 
In order to get ahead the priority list for most 
important properties is defined as shown in the list 
below. The order in the list might suprise the reader, 
because the cost issue is the last item. But in order to 
ensure the fundemental research work it is put in as 
the last item, but of course there is close attention to 
this subject throughout the whole design work. Later, 
when a proper solution is found one can determine 
whether or not the final solution is useable and then 
make some trade offs (most likely on efficiency) to 
lower the costs. 
Priority of design properties - in descending order: 
Efficiency, Robustness, Facilitate later IC realization 
of the control circuit section, Facilitate a later mass 
produced module design, Components is common 
standard types with second sources, No or few exotic 
components, Smallest possible physical volume, 
Lowest possible cost. 
If we for short a time take a look at the specification 
goals, it can be seen that the maximum total losses in 
the whole converter at full load (1000mW) can be 
250mW but at the minimum load it can only be 
27mW ! And this is something special, because the 
27mW is the sum of the raw conversion losses and 
the idle loss in the control circuit. If we assume that 
load dependent losses are purely proportional with 
the load current. How much energy is then left for use 
in the control circuit if the efficiency specification 
should be satisfied?. 
Uout ' lout 
Uout ' lout + k2 ' lout + kl 
77(/out ) = 
When the constants k, and k2 are determined the 
following final formula is given: 
(2) Uout ' l ou t  @out 1 = W 
Uout . lout + 1.1 74 . - . lout + 15.1 8m W 
A 
This shows what is left to the control circuit - only 
15.18mW. Compared to an ordinary 6.2V zenerdiode 
which consumes about 6.2Vx5mA=31 mW. 
Figure 2 shows the efficiency for a good linear power 
supply using a loss optimized conventional mains 
transformer, which is compared to the calculated 
target efficiency given by formula (2). More efficiency 
comparisons for conventional topologies can be 
found in [5,6,7,8] 
100% I , I 
. . . .  . . . . . .  . . . . . . . . . . .  _ . . . - _ . _ . . _ - _ . . . . . _ . . _ . . I .  . .  . . . . . . .  . . . . . . .  ......................................... . . . . . . .  . . . . .  . . . . .  
(lOOOmW) 
O m A  Output current (ZOmAldiv) I 
Figure 2 Efficiency comparison 
ANALYSIS 
Due to the special attention on high efficiency at very 
light load levels it is obviously that the control circuit 
should be designed and chosen in a way which uses 
low loss design techniques at the outmost extent in 
any of its circuit parts. It is also desirable that the 
overall control circuit in the power supply is kept as 
simple as possible because of the issues on price 
and reliability. 
What conversion topology to use ? 
As the result of a topology investigation [5], which 
was made as part of the project, It was concluded 
that a one-transistor flyback based topology was the 
most suitable for the converter. The dominant 
reasons for selecting this topology is found in its 
simplicity and because it does not require any high 
side driver for the switch element. Furthermore it is a 
well proven topology which is very robust when 
designed carefully. 
What conversion principle to use ? 
The next issue is to investigate the possibilities to 
improve efficiency enough to at least satisfy the 
expected specifications. If these efficiency levels is 
compared to obtained efficiency levels in flyback 
converters which are designed for higher power 
levels it should be possible to achieve efficiencies 
above 80%. But it is also known that the issue 
concerning idle losses is very critical because of the 
extreme low power level. 
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The most dominant losses in a flyback converter 
design for higher power levels using a constant and 
high switching frequency are: 
At full load the most dominant losses usually are: 
1. Conduction losses in flyback diode (V) 
2. Parasitic cap. in the high voltage circuit (C) 
3. Leakage inductance in transformer (V) 
4. Core and copper losses (V) 
At light load the dominant losses usually are: 
1. Parasitic cap. in the high voltage circuit (C) 
2. Control circuit (primary side) (C) 
3. Reference circuit (secondary side) (C) 
4. Leakage current in flyback diode (C) 
(C) means constant loss and (V) means variable loss. 
How to avoid or reduce constant losses: 
If the disturbing losses cannot be completely 
eliminated, then what can be done? A way is to lower 
the losses to a absolute minimum by changing some 
or all the constant losses into variable losses. 
Variable losses means losses which are proportional 
to the output power. 
If this load/loss dependency can be implemented 
successfully in a low power flyback converter it is 
possible to keep the efficiency high over a very wide 
load range. With the use of this scheme the efficiency 
is only limited by the raw conversion efficiency, which 
in this low power case mainly is determined by the 
loss caused by threshold voltage in the flyback diode. 
Eventually when the load gets very low and the 
internal idle losses are becoming comparable to the 
load, the efficiency will drop quickly. 
The solution for better overall efficiency: 
In the usual constant frequency and variable duty- 
cycle flyback design, the duty-cycle is regulated to 
maintain the correct energy transfer from primary to 
secondary and thereby keeping the output voltage 
constant. In this case a switch cycle is composed of a 
switch-on time (ti) and switch-off time (tz). If the 
converter is running in discontinuous conduction 
mode (DCM) t2 itself is composed of freewheeling 
time (tzf) and a dead time (bd). 
Another way to maintain the correct energy transfer is 
to keep the on-time ti constant thereby transferring a 
constant energy package per switch cycle. In this 
case the converter can be designed to show the 
optimal efficiency in this well defined working point. 
When this constant energy package transfer scheme 
is used the energy transfer must be controlled in 
another way, because the on-time is kept constant. 
In the new proposed control principle, energy transfer 
is controlled by regulating the overall density of the 
transferred energy packages. The desired energy 
density can either be maintained by a repeated fixed 
size burst of energy packet or the frequency of single 
energy packages can be regulated. The first 
operating mode is called burst mode and the second 
one is the proposed Analog Pulse Density Modulation 
(APDM)[9]. 
The APDM solution: 
Electtical 
Reservoir 
Electrlcal 
Mains Rectifier ACIDC R;;zlr ;$Th CuT$&mlt Enhl;rslnge Fenlte Transformer 
AClDC Energy - - - - - -. 
I- 
Error amplifier I 
, - - - - - -. 
Volta e 
Osclllator lnrulatlon Devlw 
Controeed 
Figure 3 Overall block diagram for the APDM-based standby power supply 
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Because of the poor secondary ripple performance of 
burst mode the APDM. principle is used to design the 
described standby power supply. 
By using the APDM principle the most dominant 
constant loss, which is caused by the parasitic 
capacitance in the high voltage circuit, is now 
changed into variable losses. 
It can be said, that the APDM based converter 
operates a short period at full power, where it 
achieves its best conversion efficiency. In the short 
full power period the output capacitor is charged. In 
the dead time the output capacitor delivers the energy 
to the load. 
A noticeable feature of the APDM principle is that the 
output capacitor does not require any excess 
capacitance compared to a equal constant switching 
frequency converter. 
If the APDM based converter is used in a 
environment where it sees relative large and fast step 
loads, extra capacitance might be needed to give the 
regulation circuit enough time to find it's new 
equilibrium. 
To optimize the efficiency of the APDM-based 
converter further, the control circuit must be loss 
optimized to its outmost extent and especially its 
reference section which is also active in the dead 
time period. 
To make the APDM-based converter even better a 
peak current detector is included. With this inclusion 
the energy packet size is maintained constant even 
when the input voltage is varying. The advantage is 
that a very large ripple can be locally compensated 
and thereby not disturbing the output voltage control 
loop. Furthermore this quality can be used as a way 
to reduce the primary link capacitor value or/and 
extend the power supply input voltage range. 
The APDM design allows the supply voltage for the 
peak-current-detector circuit can be connected to the 
gate drive voltage, which means that the peak- 
current-detector is only active in the switch on time 
and thereby reducing the losses. 
Figure 4 shows the basic principle of the APDM 
control circuit. The VCO (Voltage Controlled 
Oscillator) controls energy transfer and the peak 
current detector ensures that a constant sized energy 
packages is transferred on each switch cycle even if 
the input voltage is not constant. 
Figure 4 APDM control principle 
How is the APDM design optimized?: 
The method for designing a high efficiency power 
supply differs from the usual way to carry out such a 
design because of the expected low loss levels. In a 
ordinary design one will typically select a core size 
which is just big enough to transfer the energy whitout 
overheating the windings and core material. 
Sum of Copper and Core losses 
The maximum dissipated power 't \ c IS exceeded on the left hand side 
I Limit due Lowest 
to heating overall 
of transformer losses 
Figure 5 Rough comparison of optimization methods 
In this project high temperatures is a word one do not 
want to hear about, because it also means excessive 
losses when it is compared to the desired efficiency 
specifications. 
Figure 5 illustrates, how a usual core size optimized 
design differs from the low loss optimized design. 
The curve shows losses as a function of relative core 
size at a constant amplitude of the flux density (B). 
At the point marked '1' the core size is squeezed 
down to a minimum where losses causes the highest 
allowable temperature rise. The other point marked 
'2' is where the lowest losses is obtained. 
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Then, how can this power supply be designed when 
maximum allowable dissipation can not be used as a 
guide for the design? We have to find a function 
which calculates the overall loss figure for the whole 
converter in a given working point. In this way of 
design there are not any well defined parameters 
which can be used to perform an exact calculation in 
one step. There are many parameters and 
component data which all affects the overall losses. 
To get further ahead it is necessary to select some 
parameters and component data and then optimize 
on the rest to find the best combination among them. 
Formula 3 shows the basic function which is used to 
seek out the combination for the best efficiency. 
Mains rect 
Link capacitor 
MOS-FET - t o n  
Description of parameters: 
Uin = Mains input voltage 
I O  = Output current 
UEfl 
CZ = Relative core size 
SWcycies-sec 
B m a X  
= Reflected voltage on primary side 
’ ton = On time at lowest input voltage 
= Req. energy packages per sec. 
= Max. flux density in core 
0 0.00 0 0.00 0 0.00 
24 0.14 109 0.19 430 0.10 
0 0.00 0 0.00 0 0.00 
I I I I 
0.75 1.25 1.5 1.75 
M3 b 
inductance 
Parasitic cap. in 
coil 
Control circuit - 
primary 
Control circuit- 
Figure 6 Efficiency as a function of relative core size cz and Bmax 
~,1(23OV,20OmA,122V,I 8p~,cyx,20kHz, Bmaxy) (4) 
1654 9.81 7578 13.15 29793 14.19 
3289 19.52 3295 5.72 3315 1.58 
2139 12.69 2139 3.71 2139 1.02 
All the calculated data applies to a design with a 
E16/8/5, N87 core and a minimum input AC-voltage 
of 195vAC and nominal voltage at 23ovAC, B- is 
250mT and the voltage reflected at the primary 
winding is 122V when the flyback diode is conducting. 
TotaiLosses 
Output Power 
input Power 
Calculated enemy budget: 
16852 25.21 57609 18.73 209963 17.35 
50000 74.79 250000 81.27 1000000 82.65 
66852 100.00 307609 100.00 1209963 100.00 , 
Table 1 Calculated energy budget 
The simulation program is intended to show how the 
efficiency is affected under various operating 
situations and component selections - before the 
design of a actual physical circuit. 
Table 1 shows the calculated losses in selected 
component and the overall efficiency. The calculation 
is shown for the lowest load at 50mW, at midrange 
load at 250mW and at full load at 1000mW. 
Formula 4 describes the simulated situation. 
A efficiency simulation example is shown in figure 6. 
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Experimental results 
Input ripple rejection: 
In this .design case the standby power supply is 
designed to compensate out a 2OOVpp primary ripple 
voltage. 
consumes 32pA because of its input resistance of 
1 OMohm) 
Figure 7 shows a 190.6Vpp 100Hz ripple voltage 
across the small (267nFaOV) ceramic link capacitor. 
Table 2 Measured efficiency as function of output load 
Figure 7 Ripple voltage on link capacitor at l0=200mA 
Figure 8 shows the resulting 16.25mVpp 100Hz ripple 
voltage on the 5V-DC output voltage. 
Figure 8 Output ripple voltage at Uin=23OVnc and l0=200mA 
The efficiency cost for this extreme ability to 
compensate for a very large ripple voltage is around 
two percent. As a desired side effect it is very easy to 
widen the input voltage range to e.g. 85Vnc-265Vnc. 
This range enhancement is done simply by adding a 
4.7pF1385V electrolytic capacitor in parallel with the 
present ceramic link capacitor. 
Table 2 shows the measured efficiency for the final 
APDM based converter when a constant 32ovOC is 
applied as input voltage. The reason for applying a 
DC voltage when measuring efficiency is the fact of 
the extreme low power levels. As it can be seen the 
converter only consumes approximately 16pA when 
it runs without any load. (a common multimeter 
Comparison between measured and calculated loss: 
Figure 9 compares the measured efficiency with the 
calculated. The calculation shows an efficiency about 
2% lower than the measured. It is supposed that the 
difference lies in the use of worst case loss 
calculations for core losses, leakage inductance and 
paracitic capacitances. But in any way the calculated 
and measured data shows a very fine accordance 
even when considering the extreme low power levels. 
I , ) . ,  
. . . . .  I . .  . . , , . , . . . . . . . . . .  
I (I 000mW) O m A  Output current ( 2 0 d d i v )  
Figure 9 Comparison between calculated efficiency and measured 
efficiency, upper curve is measured efficiency 
All efficiency measurements complies to a converter 
input voltage of 32ovOC and an output voltage of 
5vDC. When the efficiency is measured at 230VAC it 
might be up to 0.4% lower. Please remark that the 
final efficiency figures, which are stated in the 
conclusion is the ones with the worst case 
measurement uncertainty subtracted and the above 
mentioned loss due to rippel on the link capacitor. 
All DC-measurement are made with HP-34401A 
Multimeters in 4-wire configuration. 
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The final APDM based standby converter: 
Table 3 shows the measured efficiency sensibility for 
various input voltage levels. 
As it can be seen the efficiency is only changing by 
2% when the input voltage is changed in the range 
from 75vDC and up to 45ovDC. This measurement 
documents that the efficiency only will be slightly 
affected when the input ripple voltage is very large. 
Table 3 Measured efficiency as function of DC-link voltage 
Figure 10 Compares the measured efficiency and 
calculated efficiency as a function of the input 
voltage. The upper curve is the measured one. And 
as the previous comparison there is a very good 
accordance between calculated result and measured 
results. 
The up to 2% difference in efficiency may be caused 
by loss differences in the transformer, the use of too 
pessimistic component values and model divergence. 
I JZOV, Ladespanding - U, (bOV/div) 8 
Figure 10 Comparison between calculated and measured 
efficiency as a function input voltage. 
Figure 11 Picture of manufactured SPS-test module 
CONCLUSION 
The final and fully functional design demonstrates an 
efficiency which reaches 76% at 50mW load and 83% 
at 1000mW load. The volumen of the shown test 
module is appoxemately 12 cm3. The power supply 
demonstrates the expected high ripple rejection 
which allows a very small primary link capacitor. It is 
also demonstrated that the input voltage range can 
be extended to cover universal mains range simply by 
adding an 4.7pF/385V capacitor. It is succeded to 
design the control circuit in a way so it can easily be 
implemented by using cheap off-the-shelf compo- 
nents. Furthermore the control circuit is designed in a 
way, which facilitates a later custom IC-realization. 
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